Toward A Generalized Model Of Hardware Parallelism And Reconfigurability