Configuration Bit Stream Generation For The Mt-Fpga & Architectural Enhancements For Arithmetic Implementations