A Methodology For Hardware Design And Verification of Architectures For Channel Equalization