Accelerating in-system debug of high-level synthesis generated circuits on field-programmable gate arrays using incremental compilation techniques