A fast-acquisition all-digital delay-locked loop using a starting-bit prediction algorithm for the successiveapproximation register